Warning: Undefined variable $featured_badge in /usr/home/www/wordpress/wp-content/plugins/gs-team-members/templates/partials/gs-team-layout-ribon.php on line 11
Marco Pagani
Ph.D. student from October 2016 to October 2019
Postdoctoral researcher from October 2019 to February 2022.
Publications
Search:
Year:
- YEAR: 2023
-
Restuccia, Francesco; Pagani, Marco; Biondi, Alessandro; Marinoni, Mauro; Buttazzo, Giorgio
Bounding Memory Access Times in Multi-Accelerator Architectures on FPGA SoCs
154 - 167 IEEE TRANSACTIONS ON COMPUTERS (2023)
Volume nr. :72
Issue nr. :1
- YEAR: 2022
-
Restuccia, F.; Pagani, M.; Mascitti, A.; Barrow, M.; Marinoni, M.; Biondi, A.; Buttazzo, G.; Kastner, R.
ARTe: Providing real-time multitasking to Arduino
32767 - 0 THE JOURNAL OF SYSTEMS AND SOFTWARE (2022)
Volume nr. :127
-
Pagani, M.; Biondi, A.; Marinoni, M.; Molinari, L.; Lipari, G.; Buttazzo, G.
A Linux-based support for developing real-time applications on heterogeneous platforms with dynamic FPGA reconfiguration
125 - 140 FUTURE GENERATION COMPUTER SYSTEMS (2022)
Volume nr. :127
- YEAR: 2021
-
Seyoum, Biruk; Pagani, Marco; Biondi, Alessandro; Buttazzo, Giorgio
Automating the design flow under dynamic partial reconfiguration for hardware-software co-design in FPGA SoC
481 - 490 Proceedings of the 36th Annual ACM Symposium on Applied Computing - ACM (2021)
Volume nr. :1
Issue nr. :1
- YEAR: 2020
-
Restuccia, F.; Pagani, M.; Biondi, A.; Marinoni, M.; Buttazzo, G.
Modeling and analysis of bus contention for hardware accelerators in FPGA SoCs
Leibniz International Proceedings in Informatics, LIPIcs - Schloss Dagstuhl- Leibniz-Zentrum fur Informatik GmbH, Dagstuhl Publishing (2020)
Volume nr. :127
-
Seyoum, Biruk B.; Pagani, Marco; Biondi, Alessandro; Balleri, Sara; Buttazzo, Giorgio
Spatio-Temporal Optimization of Deep Neural Networks for Reconfigurable FPGA SoCs
1 - 13 IEEE TRANSACTIONS ON COMPUTERS (2020)
- YEAR: 2019
-
Pagani, M.; Rossi, E.; Biondi, A.; Marinoni, M.; Lipari, G.; Buttazzo, G.
A bandwidth reservation mechanism for axi-based hardware accelerators on FPGAs
1 - 24 Leibniz International Proceedings in Informatics, LIPIcs - Schloss Dagstuhl- Leibniz-Zentrum fur Informatik GmbH, Dagstuhl Publishing (2019)
Volume nr. :127
-
Restuccia, Francesco; Pagani, M.; Biondi, A.; Marinoni, M.; Buttazzo, G.
Is your bus arbiter really fair? Restoring fairness in axi interconnects for FPGA SOCs
1 - 22 ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS (2019)
Volume nr. :18
Issue nr. :5
- YEAR: 2017
-
Biondi, Alessandro; Balsini, Alessio; Pagani, Marco; Rossi, Enrico; Marinoni, Mauro; Buttazzo, Giorgio Carlo
A Framework for Supporting Real-Time Applications on Dynamic Reconfigurable FPGAs
1 - 12 Proceedings - Real-Time Systems Symposium - Institute of Electrical and Electronics Engineers Inc. (2017)
-
Pagani, Marco; Balsini, Alessio; Biondi, Alessandro; Marinoni, Mauro; Buttazzo, Giorgio
A Linux-based support for developing real-time applications on heterogeneous platforms with dynamic FPGA reconfiguration
96 - 101 Proceedings of the 30th IEEE International System-on-Chip Conference (SOCC) - IEEE (2017)
- YEAR: 2016
-
Buonocunto, Pasquale; Biondi, Alessandro; Pagani, Marco; Marinoni, Mauro; Buttazzo, Giorgio Carlo
ARTE: Arduino real-time extension for programming multitasking applications
1724 - 1731 Proceedings of the ACM Symposium on Applied Computing - Association for Computing Machinery (2016)
- YEAR: 2021
-
Seyoum, Biruk; Pagani, Marco; Biondi, Alessandro; Buttazzo, Giorgio
Automating the design flow under dynamic partial reconfiguration for hardware-software co-design in FPGA SoC
481 - 490 Proceedings of the 36th Annual ACM Symposium on Applied Computing - ACM (2021)
Volume nr. :1
Issue nr. :1
- YEAR: 2020
-
Restuccia, F.; Pagani, M.; Biondi, A.; Marinoni, M.; Buttazzo, G.
Modeling and analysis of bus contention for hardware accelerators in FPGA SoCs
Leibniz International Proceedings in Informatics, LIPIcs - Schloss Dagstuhl- Leibniz-Zentrum fur Informatik GmbH, Dagstuhl Publishing (2020)
Volume nr. :127
- YEAR: 2019
-
Pagani, M.; Rossi, E.; Biondi, A.; Marinoni, M.; Lipari, G.; Buttazzo, G.
A bandwidth reservation mechanism for axi-based hardware accelerators on FPGAs
1 - 24 Leibniz International Proceedings in Informatics, LIPIcs - Schloss Dagstuhl- Leibniz-Zentrum fur Informatik GmbH, Dagstuhl Publishing (2019)
Volume nr. :127
- YEAR: 2017
-
Biondi, Alessandro; Balsini, Alessio; Pagani, Marco; Rossi, Enrico; Marinoni, Mauro; Buttazzo, Giorgio Carlo
A Framework for Supporting Real-Time Applications on Dynamic Reconfigurable FPGAs
1 - 12 Proceedings - Real-Time Systems Symposium - Institute of Electrical and Electronics Engineers Inc. (2017)
-
Pagani, Marco; Balsini, Alessio; Biondi, Alessandro; Marinoni, Mauro; Buttazzo, Giorgio
A Linux-based support for developing real-time applications on heterogeneous platforms with dynamic FPGA reconfiguration
96 - 101 Proceedings of the 30th IEEE International System-on-Chip Conference (SOCC) - IEEE (2017)
- YEAR: 2016
-
Buonocunto, Pasquale; Biondi, Alessandro; Pagani, Marco; Marinoni, Mauro; Buttazzo, Giorgio Carlo
ARTE: Arduino real-time extension for programming multitasking applications
1724 - 1731 Proceedings of the ACM Symposium on Applied Computing - Association for Computing Machinery (2016)
- YEAR: 2023
-
Restuccia, Francesco; Pagani, Marco; Biondi, Alessandro; Marinoni, Mauro; Buttazzo, Giorgio
Bounding Memory Access Times in Multi-Accelerator Architectures on FPGA SoCs
154 - 167 IEEE TRANSACTIONS ON COMPUTERS (2023)
Volume nr. :72
Issue nr. :1
- YEAR: 2022
-
Restuccia, F.; Pagani, M.; Mascitti, A.; Barrow, M.; Marinoni, M.; Biondi, A.; Buttazzo, G.; Kastner, R.
ARTe: Providing real-time multitasking to Arduino
32767 - 0 THE JOURNAL OF SYSTEMS AND SOFTWARE (2022)
Volume nr. :127
-
Pagani, M.; Biondi, A.; Marinoni, M.; Molinari, L.; Lipari, G.; Buttazzo, G.
A Linux-based support for developing real-time applications on heterogeneous platforms with dynamic FPGA reconfiguration
125 - 140 FUTURE GENERATION COMPUTER SYSTEMS (2022)
Volume nr. :127
- YEAR: 2020
-
Seyoum, Biruk B.; Pagani, Marco; Biondi, Alessandro; Balleri, Sara; Buttazzo, Giorgio
Spatio-Temporal Optimization of Deep Neural Networks for Reconfigurable FPGA SoCs
1 - 13 IEEE TRANSACTIONS ON COMPUTERS (2020)
- YEAR: 2019
-
Restuccia, Francesco; Pagani, M.; Biondi, A.; Marinoni, M.; Buttazzo, G.
Is your bus arbiter really fair? Restoring fairness in axi interconnects for FPGA SOCs
1 - 22 ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS (2019)
Volume nr. :18
Issue nr. :5