Gerlando Sciangula
Ph.D. Student
Ph.D. student since October 2021 (in collaboration with Huawei).
Research associate since June 2021.
Publications
Search:
Year:
- YEAR: 2024
-
Sciangula, Gerlando; Casini, Daniel; Biondi, Alessandro; Scordino, Claudio
End-to-End Latency Optimization of Thread Chains Under the DDS Publish/Subscribe Middleware
1 - 6 Proceedings of the Design, Automation, and Test in Europe Conference (DATE 2024) - IEEE (2024)
- YEAR: 2023
-
Sciangula, G.; Casini, D.; Biondi, A.; Scordino, C.; Di Natale, M.
Bounding the Data-Delivery Latency of DDS Messages in Real-Time Applications
Leibniz International Proceedings in Informatics, LIPIcs - Schloss Dagstuhl- Leibniz-Zentrum fur Informatik GmbH, Dagstuhl Publishing (2023)
Volume nr. :127
- YEAR: 2022
-
Sciangula, Gerlando; Restuccia, Francesco; Biondi, Alessandro; Buttazzo, Giorgio
Hardware Acceleration of Deep Neural Networks for Autonomous Driving on FPGA-based SoC
406 - 414 2022 25th Euromicro Conference on Digital System Design (DSD) - IEEE (2022)
- YEAR: 2024
-
Sciangula, Gerlando; Casini, Daniel; Biondi, Alessandro; Scordino, Claudio
End-to-End Latency Optimization of Thread Chains Under the DDS Publish/Subscribe Middleware
1 - 6 Proceedings of the Design, Automation, and Test in Europe Conference (DATE 2024) - IEEE (2024)
- YEAR: 2023
-
Sciangula, G.; Casini, D.; Biondi, A.; Scordino, C.; Di Natale, M.
Bounding the Data-Delivery Latency of DDS Messages in Real-Time Applications
Leibniz International Proceedings in Informatics, LIPIcs - Schloss Dagstuhl- Leibniz-Zentrum fur Informatik GmbH, Dagstuhl Publishing (2023)
Volume nr. :127
- YEAR: 2022
-
Sciangula, Gerlando; Restuccia, Francesco; Biondi, Alessandro; Buttazzo, Giorgio
Hardware Acceleration of Deep Neural Networks for Autonomous Driving on FPGA-based SoC
406 - 414 2022 25th Euromicro Conference on Digital System Design (DSD) - IEEE (2022)